

200V Half-Bridge Driver

PRODUCT SUMMARY

- V_{OFFSET} 200 V max.
- $I_{O+/-} (\text{min})$ 130 mA/270 mA
- V_{OUT} 10 V - 20 V
- $t_{on/off} (\text{typ.})$ 680 ns/150 ns
- Deadtime (typ.) 520 ns


GENERAL DESCRIPTION

The SLM2003S is a high voltage, high speed power MOSFET and IGBT drivers with dependent high- and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 200 V.

FEATURES

- Floating channel designed for bootstrap operation
- Fully operational to +200 V
- Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout
- 3.3 V, 5 V, and 15 V logic compatible
- Cross-conduction prevention logic
- Matched propagation delay for both channels
- Internal set deadtime
- High-side output in phase with HIN input
- Low-side output out of phase with LIN input
- RoHS compliant
- SOP8 package

TYPICAL APPLICATION CIRCUIT



Refer to Lead Assignments for correct configuration. This diagram shows electrical connections only.

PIN CONFIGURATION

Package	Pin Configuration (Top View)
SOP8	<p>The diagram shows the pin configuration for the SLM2003S in an SOP8 package. Pin 1 is V_{CC}, Pin 2 is HIN, Pin 3 is <u>LIN</u>, Pin 4 is COM, Pin 5 is LO, Pin 6 is V_S, Pin 7 is HO, and Pin 8 is V_B. Pin 1 has a dot above it.</p>

PIN DESCRIPTION


No.	Pin	Description
1	V _{CC}	Low-side and logic fixed supply
2	HIN	Logic input for high-side gate driver output (HO), in phase
3	<u>LIN</u>	Logic input for low-side gate driver output (LO), out of phase
4	COM	Low-side return
5	LO	Low-side gate drive output
6	V _S	High-side floating supply return
7	HO	High-side gate drive output
8	V _B	High-side floating supply

ORDERING INFORMATION

Industrial Range: -40°C to +125°C

Order Part No.	Package	QTY
SLM2003SCA-13GTR	SOP8, Pb-Free	2500/Reel

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Definition	Min.	Max.	Units
V_B	High-side floating absolute voltage	-0.3	225	V
V_s	High-side floating supply offset voltage	$V_B - 25$	$V_B + 0.3$	
V_{HO}	High-side floating output voltage	$V_s - 0.3$	$V_B + 0.3$	
V_{CC}	Low-side and logic fixed supply voltage	-0.3	25	
V_{LO}	Low-side output voltage	-0.3	$V_{CC} + 0.3$	
V_{IN}	Logic input voltage (HIN & LIN)	-0.3	$V_{CC} + 0.3$	
dV_s/dt	Allowable offset supply voltage transient	---	50	V/ns
P_D	Package power dissipation @ $T_A \leq +25^\circ\text{C}$	---	0.625	W
θ_{JA}	Thermal resistance, junction to ambient	---	200	$^\circ\text{C}/\text{W}$
T_J	Junction temperature	---	150	$^\circ\text{C}$
T_S	Storage temperature	-55	150	
T_L	Lead temperature (soldering, 10 seconds)	---	300	

Note: Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

RECOMMENDED OPERATION CONDITIONS

Symbol	Definition	Min.	Max.	Units
V_B	High-side floating absolute voltage	$V_s + 10$	$V_s + 20$	V
V_s	High-side floating supply offset voltage		200	
V_{HO}	High-side floating output voltage	V_s	V_B	
V_{CC}	Low-side and logic fixed supply voltage	10	20	
V_{LO}	Low-side output voltage	0	V_{CC}	
V_{IN}	Logic input voltage (HIN & LIN)	0	V_{CC}	
T_A	Ambient temperature	-40	125	$^\circ\text{C}$

Note: The input/output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_s offset rating is tested with all supplies biased at a 15 V differential.

DYNAMIC ELECTRICAL CHARACTERISTICS

V_{BIAS} (V_{CC} , V_{BS}) = 15 V, C_L = 1000 pF and T_A = 25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
t_{on}	Turn-on propagation delay	$V_S = 0 \text{ V}$	---	680	820	ns
t_{off}	Turn-off propagation delay	$V_S = 0 \text{ V}$	---	150	220	
t_r	Turn-on rise time		---	70	170	
t_f	Turn-off fall time		---	35	90	
DT	Deadtime, LS turn-off to HS turn-on & HS turn-on to LS turn-off		400	520	750	
MT	Delay matching, HS & LS turn-on/off		---	---	60	

STATIC ELECTRICAL CHARACTERISTICS

V_{BIAS} (V_{CC} , V_{BS}) = 15 V and T_A = 25°C unless otherwise specified. The V_{IN} , V_{TH} , and I_{IN} parameters are referenced to COM and are applicable to all logic input leads: HIN and $\overline{\text{LIN}}$. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{IH}	Logic "1" (HIN) & Logic "0" ($\overline{\text{LIN}}$) input voltage	$V_{CC} = 10 \text{ V to } 20\text{V}$	2.5	---	---	V
V_{IL}	Logic "0" (HIN) & Logic "1" ($\overline{\text{LIN}}$) input voltage		---	---	0.8	
V_{OH}	High level output voltage, $V_{BIAS} - V_O$	$I_O = 2 \text{ mA}$	---	0.05	0.2	
V_{OL}	Low level output voltage, V_O		---	0.02	0.1	
I_{LK}	Offset supply leakage current	$V_B = V_S = 200 \text{ V}$	---	---	50	μA
I_{QBS}	Quiescent V_{BS} supply current	$V_{IN} = 0 \text{ V}$	---	60	75	
I_{QCC}	Quiescent V_{CC} supply current		---	220	280	
I_{IN+}	Logic "1" input bias current	$HIN = 5 \text{ V}, \overline{\text{LIN}} = 0 \text{ V}$	---	8	15	
I_{IN-}	Logic "0" input bias current	$HIN = 0 \text{ V}, \overline{\text{LIN}} = 5 \text{ V}$	---	---	5	
V_{CCUV+} V_{BSUV+}	V_{CC} and V_{BS} supply undervoltage positive going threshold		8	8.9	9.8	V
V_{CCUV-} V_{BSUV-}	V_{CC} and V_{BS} supply undervoltage negative going threshold		7.4	8.2	9	
I_{O+}	Output high short circuit pulsed current	$V_O = 0 \text{ V}, V_{IN} = V_{IH}$ $PW \leqslant 10 \mu\text{s}$	130	290		mA
I_{O-}	Output low short circuit pulsed current	$V_O = 15 \text{ V}, V_{IN} = V_{IL}$ $PW \leqslant 10 \mu\text{s}$	270	600		




Figure 1. Input/Output Timing Diagram




Figure 2. High Side Switching Time Waveform




Figure 3. Dead Time Waveform




Figure 4. Low Side Switching Time Waveform

PACKAGE CASE OUTLINES




Figure 5. SOP8 Outline Dimensions

REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)
Rev 1.0 datasheet, August,2019	
Whole document	New company logo released
Page 1	Remove "Fig1."
Rev 1.1 datasheet, Oct,2021	
Whole datasheet	Update the Logo and format
Page 1	Remove the PDIP package
Page 2	Remove SLM2003SCA-GT and SLM2003SDA-GT in ordering information
Page 5	Updated the DT max value in the Dynamic Electrical Characteristics. Update the I_{QCC} and I_{IN+} value in the Static Electrical Characteristics.
Rev 1.2 datasheet, 2022-12-19	
Whole datasheet	Change package name from SOIC-8 to SOP8 and update the package case outlines