

## Dual Channel 4A/40V, 3kVRMS/5kVRMS Isolated Gate Driver

### GENERAL DESCRIPTION

The SiLM825x-AQ isolated driver family is an isolated dual channel gate driver with different configurations. The SiLM8253/4-AQ are configured as high-side/low-side drivers, while the SiLM8255-AQ are configured as dual drivers. The peak source output current is 4.0A and the peak sink output current is 7.0A. Programmable dead time (DT) feature is available in SiLM8253/4-AQ. Pulling high the DIS pin shuts down both outputs simultaneously, and allows for normal operation when the DIS pin is open or pulled low. As a fail-safe measure, primary-side logic failures force both outputs low.

The VDDA and VDBB supply voltage are up to 40 V. A wide input VDDI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.

The SiLM825x-AQ has 5kVRMS isolation in SOP16W package and 3kVRMS isolation in SOP16 package per UL1577.

High CMTI, low propagation delay, small size and flexible configuration make the SiLM825x-AQ family is suitable for a wide range of isolated MOSFET/IGBT and SiC or GaN FET gate drive applications.

### FEATURE

- AEC-Q100 qualified for automotive application
  - Temperature grade 1:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $T_A$
- 4.0A peak source current
- 7.0A peak sink current
- 40ns (Typ.) propagation delay
- 18ns (Max.) pulse width distortion
- 18ns (Max.) delay matching
- 100kV/us (Min.) common mode transient immunity (CMTI)
- Wide input voltage: 3V to 18V
- Up to 40V driver output voltage
- 5V reverse polarity voltage handling capability on input stage
- 1500V functional isolation between two drivers
- Safety certifications:
  - 5kVRMS isolation for 1 minute per UL 1577 with SOP16W package
  - 3kVRMS isolation for 1 minute per UL 1577 with SOP16 package
  - CQC certification per GB4943.1-2022
  - TUV certification per IEC 61010-1 and IEC 62368-1
  - DIN VDE 0884-17: 2021-10

### APPLICATION

- AC/DC or DC/DC power supplies in server, telecom and industry
- DC/AC solar inverters
- EV battery charging

### APPLICATION CIRCUIT




Figure 1. SiLM8253-AQ Application Circuit




Figure 2. SiLM8254-AQ Application Circuit







Figure 3. SiLM8255-AQ Application Circuit

## Table of Contents

|   |    |
|---|----|
| General Description .....                           | 1  |
| Feature.....  | 1  |
| Application .....                                   | 1  |
| Application Circuit .....                           | 1  |
| PIN Configuration .....                             | 4  |
| PIN Description .....                               | 5  |
| Functional Block Diagram.....                       | 7  |
| Ordering Information.....                           | 8  |
| Family Overview .....                               | 9  |
| Absolute Maximum Ratings <sup>1</sup> .....         | 10 |
| Recommended Operation Conditions <sup>1</sup> ..... | 10 |
| ESD Ratings .....                                   | 10 |
| Thermal Information.....                            | 11 |
| Package Specifications.....                         | 12 |
| Insulation Specifications .....                     | 12 |
| Safety Related Certifications(SOP16W/SOP14W).....   | 13 |
| Safety Limiting Values (SOP16W/SOP14W).....         | 13 |
| Safety Related Certifications(SOP16) .....          | 14 |
| Safety Limiting Values (SOP16) .....                | 14 |
| Electrical Characteristics (DC).....                | 15 |
| Switching Characteristics (AC) .....                | 16 |
| Parameter Measurement Information.....              | 17 |
| Propagation Delay and Pulse Width Distortion .....  | 17 |
| Rise and Fall Time Testing.....                     | 17 |
| CMTI Testing .....                                  | 17 |
| Feature Description .....                           | 18 |
| Under Voltage Lockout.....                          | 18 |
| Disable Input Function.....                         | 18 |
| Control Input and Output Logic .....                | 18 |
| Dead-time Program .....                             | 19 |
| Application Information .....                       | 21 |
| Package Case Outlines .....                         | 22 |
| Reflow Profile Guidance .....                       | 24 |
| Revision History .....                              | 25 |

## PIN CONFIGURATION

| Part Number | Pin Configuration (Top View)  |     |      |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
|-------------|---|-----|------|----|------|-----|---|----|-----|------|---|----|------|------|---|----|----|-----|---|----|----|----|---|----|------|----|---|----|-----|------|---|---|------|--|
|             | SOP16/SOP16W  |     |      |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| SiLM8253-AQ |  <table> <tr><td>VIA</td><td>1</td><td>16</td><td>VDDA</td></tr> <tr><td>VIB</td><td>2</td><td>15</td><td>VOA</td></tr> <tr><td>VDDI</td><td>3</td><td>14</td><td>GNDA</td></tr> <tr><td>GNDI</td><td>4</td><td>13</td><td>NC</td></tr> <tr><td>DIS</td><td>5</td><td>12</td><td>NC</td></tr> <tr><td>DT</td><td>6</td><td>11</td><td>VDDB</td></tr> <tr><td>NC</td><td>7</td><td>10</td><td>VOB</td></tr> <tr><td>VDDI</td><td>8</td><td>9</td><td>GNDB</td></tr> </table>   | VIA | 1    | 16 | VDDA | VIB | 2 | 15 | VOA | VDDI | 3 | 14 | GNDA | GNDI | 4 | 13 | NC | DIS | 5 | 12 | NC | DT | 6 | 11 | VDDB | NC | 7 | 10 | VOB | VDDI | 8 | 9 | GNDB |  |
| VIA         | 1   | 16  | VDDA |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| VIB         | 2   | 15  | VOA  |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| VDDI        | 3   | 14  | GNDA |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| GNDI        | 4   | 13  | NC   |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| DIS         | 5   | 12  | NC   |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| DT          | 6   | 11  | VDDB |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| NC          | 7   | 10  | VOB  |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| VDDI        | 8   | 9   | GNDB |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| SiLM8254-AQ |  <table> <tr><td>PWM</td><td>1</td><td>16</td><td>VDDA</td></tr> <tr><td>NC</td><td>2</td><td>15</td><td>VOA</td></tr> <tr><td>VDDI</td><td>3</td><td>14</td><td>GNDA</td></tr> <tr><td>GNDI</td><td>4</td><td>13</td><td>NC</td></tr> <tr><td>DIS</td><td>5</td><td>12</td><td>NC</td></tr> <tr><td>DT</td><td>6</td><td>11</td><td>VDDB</td></tr> <tr><td>NC</td><td>7</td><td>10</td><td>VOB</td></tr> <tr><td>VDDI</td><td>8</td><td>9</td><td>GNDB</td></tr> </table>   | PWM | 1    | 16 | VDDA | NC  | 2 | 15 | VOA | VDDI | 3 | 14 | GNDA | GNDI | 4 | 13 | NC | DIS | 5 | 12 | NC | DT | 6 | 11 | VDDB | NC | 7 | 10 | VOB | VDDI | 8 | 9 | GNDB |  |
| PWM         | 1   | 16  | VDDA |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| NC          | 2   | 15  | VOA  |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| VDDI        | 3   | 14  | GNDA |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| GNDI        | 4   | 13  | NC   |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| DIS         | 5   | 12  | NC   |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| DT          | 6   | 11  | VDDB |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| NC          | 7   | 10  | VOB  |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| VDDI        | 8   | 9   | GNDB |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| SiLM8255-AQ |  <table> <tr><td>VIA</td><td>1</td><td>16</td><td>VDDA</td></tr> <tr><td>VIB</td><td>2</td><td>15</td><td>VOA</td></tr> <tr><td>VDDI</td><td>3</td><td>14</td><td>GNDA</td></tr> <tr><td>GNDI</td><td>4</td><td>13</td><td>NC</td></tr> <tr><td>DIS</td><td>5</td><td>12</td><td>NC</td></tr> <tr><td>NC</td><td>6</td><td>11</td><td>VDDB</td></tr> <tr><td>NC</td><td>7</td><td>10</td><td>VOB</td></tr> <tr><td>VDDI</td><td>8</td><td>9</td><td>GNDB</td></tr> </table> | VIA | 1    | 16 | VDDA | VIB | 2 | 15 | VOA | VDDI | 3 | 14 | GNDA | GNDI | 4 | 13 | NC | DIS | 5 | 12 | NC | NC | 6 | 11 | VDDB | NC | 7 | 10 | VOB | VDDI | 8 | 9 | GNDB |  |
| VIA         | 1   | 16  | VDDA |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| VIB         | 2   | 15  | VOA  |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| VDDI        | 3   | 14  | GNDA |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| GNDI        | 4   | 13  | NC   |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| DIS         | 5   | 12  | NC   |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| NC          | 6   | 11  | VDDB |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| NC          | 7   | 10  | VOB  |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |
| VDDI        | 8   | 9   | GNDB |    |      |     |   |    |     |      |   |    |      |      |   |    |    |     |   |    |    |    |   |    |      |    |   |    |     |      |   |   |      |  |

## PIN DESCRIPTION

**Table 1. SiLM8253-AQ Pin Description**

| No. | Pin  | Description   |
|-----|------|---|
| 1   | VIA  | Input of driver A. The output of driver A is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.                  |
| 2   | VIB  | Input of driver B. The output of driver B is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.                  |
| 3   | VDDI | Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.  |
| 4   | GNDI | Input power ground.   |
| 5   | DIS  | Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.   |
| 6   | DT   | Dead time programming input. Connect a resistor between DT and GNDI to program the dead time. A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity. |
| 7   | NC   | No connection   |
| 8   | VDDI | Input power supply. This pin is internally connected to pin3.   |
| 9   | GNDB | Power ground of driver B.   |
| 10  | VOB  | Output of driver B.   |
| 11  | VDDB | Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.  |
| 12  | NC   | No connection.  |
| 13  | NC   | No connection.  |
| 14  | GNDA | Power ground of driver A.   |
| 15  | VOA  | Output of driver A.   |
| 16  | VDDA | Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.  |

**Table 2. SiLM8254-AQ Pin Description**

| No. | Pin  | Description   |
|-----|------|---|
| 1   | PWM  | PWM input. The output of driver A is in phase with PWM input and the output of driver B is out of phase with PWM input.   |
| 2   | NC   | No connection   |
| 3   | VDDI | Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.  |
| 4   | GNDI | Input power ground.   |
| 5   | DIS  | Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.   |
| 6   | DT   | Dead time programming input. Connect a resistor between DT and GNDI to program the dead time. A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity. |

| No. | Pin  | Description  |
|-----|------|--|
| 7   | NC   | No connection  |
| 8   | VDDI | Input power supply. This pin is internally connected to pin3.  |
| 9   | GNDB | Power ground of driver B.  |
| 10  | VOB  | Output of driver B.  |
| 11  | VDDB | Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB. |
| 12  | NC   | No connection.   |
| 13  | NC   | No connection.   |
| 14  | GNDA | Power ground of driver A.  |
| 15  | VOA  | Output of driver A.  |
| 16  | VDDA | Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA. |

**Table 3. SiLM8255-AQ Pin Description**

| No. | Pin  | Description  |
|-----|------|--|
| 1   | VIA  | Input of driver A. The output of driver A is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity. |
| 2   | VIB  | Input of driver B. The output of driver B is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity. |
| 3   | VDDI | Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.   |
| 4   | GNDI | Input power ground.  |
| 5   | DIS  | Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.                              |
| 6   | NC   | No connection  |
| 7   | NC   | No connection  |
| 8   | VDDI | Input power supply. This pin is internally connected to pin3.  |
| 9   | GNDB | Power ground of driver B.  |
| 10  | VOB  | Output of driver B.  |
| 11  | VDDB | Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.   |
| 12  | NC   | No connection.   |
| 13  | NC   | No connection.   |
| 14  | GNDA | Power ground of driver A.  |
| 15  | VOA  | Output of driver A.  |
| 16  | VDDA | Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.   |

## FUNCTIONAL BLOCK DIAGRAM




Figure 4. SiLM8253-AQ Functional Block Diagram




Figure 5. SiLM8254-AQ Functional Block Diagram




Figure 6. SiLM8255-AQ Functional Block Diagram

**ORDERING INFORMATION**

| Order Part No.  | Package         | QTY       |
|-----------------|-----------------|-----------|
| SiLM8253BDCG-AQ | SOP16W, Pb-Free | 1500/Reel |
| SiLM8253DDCG-AQ | SOP16W, Pb-Free | 1500/Reel |
| SiLM8254BDCG-AQ | SOP16W, Pb-Free | 1500/Reel |
| SiLM8254DDCG-AQ | SOP16W, Pb-Free | 1500/Reel |
| SiLM8255BDCG-AQ | SOP16W, Pb-Free | 1500/Reel |
| SiLM8255DDCG-AQ | SOP16W, Pb-Free | 1500/Reel |
| SiLM8253BBCL-AQ | SOP16, Pb-Free  | 3000/Reel |
| SiLM8253DBCL-AQ | SOP16, Pb-Free  | 3000/Reel |
| SiLM8254BBCL-AQ | SOP16, Pb-Free  | 3000/Reel |
| SiLM8254DBCL-AQ | SOP16, Pb-Free  | 3000/Reel |
| SiLM8255BBCL-AQ | SOP16, Pb-Free  | 3000/Reel |
| SiLM8255DBCL-AQ | SOP16, Pb-Free  | 3000/Reel |

## FAMILY OVERVIEW

| Part Number                        | Input Configuration | Output Configuration | Programmable Dead Time | Overlap Protection | Peak Output Current | UVLO        |
|------------------------------------|---------------------|----------------------|------------------------|--------------------|---------------------|-------------|
| SiLM8253BDCG-AQ<br>SiLM8253BBCL-AQ | VIA,VIB             | HS/LS                | Yes                    | Yes                | 4.0 A               | 8.5V/7.5V   |
| SiLM8253DDCG-AQ<br>SiLM8253DBCL-AQ | VIA,VIB             | HS/LS                | Yes                    | Yes                | 4.0 A               | 12.5V/11.5V |
| SiLM8254BDCG-AQ<br>SiLM8254BBCL-AQ | PWM                 | HS/LS                | Yes                    | Yes                | 4.0 A               | 8.5V/7.5V   |
| SiLM8254DDCG-AQ<br>SiLM8254DBCL-AQ | PWM                 | HS/LS                | Yes                    | Yes                | 4.0 A               | 12.5V/11.5V |
| SiLM8255BDCG-AQ<br>SiLM8255BBCL-AQ | VIA,VIB             | Dual Driver          | No                     | No                 | 4.0 A               | 8.5V/7.5V   |
| SiLM8255DDCG-AQ<br>SiLM8255DBCL-AQ | VIA,VIB             | Dual Driver          | No                     | No                 | 4.0 A               | 12.5V/11.5V |

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

| Symbol                             | Definition  | Min          | Max                        | Unit   |
|------------------------------------|---|--------------|----------------------------|--------|
| $V_{DDI}$                          | Input Power Supply Voltage                              | -0.3         | 20                         | V      |
| $V_{IA}, V_{IB}, V_{DIS}, V_{PWM}$ | Input Signal Voltage                                    | -7           | 20                         | V      |
| $V_{DDA}, V_{DDB}$                 | Driver Power Supply                                     | -0.3         | 45                         | V      |
| $V_{OUTA}, V_{OUTB}$               | Driver Output Voltage                                   | -0.3         | $V_{DDA}+0.3, V_{DDB}+0.3$ | V      |
|                                    | Driver Output Voltage, Transient for 200ns <sup>2</sup> | -3           | $V_{DDA}+0.3, V_{DDB}+0.3$ | V      |
|                                    | Driver Output Voltage, Transient for 50ns <sup>2</sup>  | -6           | $V_{DDA}+0.3, V_{DDB}+0.3$ | V      |
| $V_{ch2ch}$                        | Channel to Channel Voltage                              | SOP16W/SOP16 |                            | 1500 V |
| $T_J$                              | Junction Temperature                                    | -40          | 150                        | °C     |
| $T_S$                              | Storage Temperature                                     | -65          | 150                        | °C     |

**RECOMMENDED OPERATION CONDITIONS<sup>1</sup>**

| Symbol                             | Definition                                      | Min  | Max | Unit |
|------------------------------------|---|------|-----|------|
| $V_{DDI}$                          | Input Power Supply Voltage                      | 3    | 18  | V    |
| $V_{IA}, V_{IB}, V_{DIS}, V_{PWM}$ | Input Signal Voltage                            | -5   | 18  | V    |
| $V_{DDA}, V_{DDB}$                 | Driver Power Supply<br>(8.5V UVLO Version)      | 9    | 40  | V    |
| $V_{DDA}, V_{DDB}$                 | Power Supply for Driver<br>(12.5V UVLO Version) | 13.5 | 40  | V    |
| $R_{DT}$                           | Resistance range on DT                          | 5    | 220 | kΩ   |
| $C_{DT}$                           | Capacitance on DT                               |      | 10  | nF   |
| $T_J$                              | Junction Temperature                            | -40  | 150 | °C   |
| $T_A$                              | Storage Temperature                             | -40  | 125 | °C   |

**ESD RATINGS**

| Symbol    | Definition | Value      | Units |
|-----------|------------|------------|-------|
| $V_{ESD}$ | HBM        | $\pm 4000$ | V     |
|           | CDM        | $\pm 2000$ |       |

Note 1:  $V_{DDI}$ ,  $V_{IA}$ ,  $V_{IB}$ ,  $V_{DIS}$ ,  $V_{PWM}$  are reference to GNDI;  $V_{DDA}$ ,  $V_{OUTA}$  are referenced to GNDA;  $V_{DDB}$ ,  $V_{OUTB}$  are referenced to GNDB;

Note 2: Values are verified by characterization on bench

**THERMAL INFORMATION**

| <b>Symbol</b>         | <b>Definition</b>                         | <b>Value</b>  |              | <b>Unit</b> |
|-----------------------|---|---------------|--------------|-------------|
|                       |   | <b>SOP16W</b> | <b>SOP16</b> |             |
| R <sub>θJA</sub>      | Junction to ambient thermal resistance    | 100           | 150          | °C/W        |
| R <sub>θJC(TOP)</sub> | Junction to case (top) thermal resistance | 40            | 38           | °C/W        |

## PACKAGE SPECIFICATIONS

| Symbol          | Definition                              | Min. | Typ.             | Max. | Units |
|-----------------|---|------|------------------|------|-------|
| R <sub>IO</sub> | Resistance (Input Side to Output Side)  |      | 10 <sup>12</sup> |      | Ω     |
| C <sub>IO</sub> | Capacitance (Input Side to Output Side) |      | 1.8              |      | pF    |

## INSULATION SPECIFICATIONS

| Symbol | Definition                      | Test Condition  | Value |        | Units |
|--------|---------------------------------|---|-------|--------|-------|
|        |                                 |   | SOP16 | SOP16W |       |
| CLR    | External clearance              | Shortest terminal to terminal distance through air                | >4.0  | >8.0   | mm    |
| CPG    | External creepage               | Shortest terminal to terminal distance across the package surface | >4.0  | >8.0   | mm    |
| DTI    | Distance through the insulation | Minimum internal gap  | >16   | >16    | um    |
| CTI    | Comparative tracking index      | DIN EN 60112 (VDE 0303-11), IEC 60112                             | >600  | >600   | V     |
|        | Material Group                  |   | I     | I      |       |
|        | Overvoltage category            | Rated mains voltages ≤150Vrms                                     | I-IV  | I-IV   |       |
|        |                                 | Rated mains voltages ≤300Vrms                                     | I-III | I-IV   |       |
|        |                                 | Rated mains voltages ≤600Vrms                                     | I-II  | I-III  |       |
|        |                                 | Rated mains voltages ≤1000Vrms                                    | I-I   | I-II   |       |

### DIN V VDE 0884-11<sup>(1)</sup>

|                   |   |   |           |           |                  |
|-------------------|---|---|-----------|-----------|------------------|
| V <sub>IORM</sub> | Maximum repetitive peak isolation voltage |   | 1000      | 1414      | V <sub>PK</sub>  |
| V <sub>IOWM</sub> | Maximum isolation working voltage         |   | 707       | 1000      | V <sub>RMS</sub> |
| V <sub>IOTM</sub> | Maximum transient isolation voltage       | 60s   | 4242      | 7000      | V <sub>PK</sub>  |
| V <sub>IOSM</sub> | Maximum surge isolation voltage           | Test method per IEC62368-1, 1.2/50us waveform, V <sub>TEST</sub> =1.6 x V <sub>IOSM</sub> for SOP16W/SOP14W; V <sub>TEST</sub> =1.3 x V <sub>IOSM</sub> for SOP16 | 6000      | 6250      | V <sub>PK</sub>  |
| q <sub>pd</sub>   | Apparent charge                           | Method b2: V <sub>pd(m)</sub> =1.875 x V <sub>IORM</sub> for SOP16W/SOP14W and V <sub>pd(m)</sub> =1.5 x V <sub>IORM</sub> for SOP16, tm=1 s                      | ≤5        | ≤5        | pC               |
|                   | Climatic Category                         |   | 40/125/21 | 40/125/21 |                  |
|                   | Pollution Degree                          |   | 2         | 2         |                  |

### UL1577

|                  |                             |   |      |      |                  |
|------------------|-----------------------------|---|------|------|------------------|
| V <sub>Iso</sub> | Withstand Isolation Voltage | V <sub>TEST</sub> =V <sub>Iso</sub> , t=60s (qualification), V <sub>TEST</sub> =1.2 x V <sub>Iso</sub> , t=1s (100% production) | 3000 | 5000 | V <sub>RMS</sub> |
|------------------|-----------------------------|---|------|------|------------------|

Note 1: Certification planned

## SAFETY RELATED CERTIFICATIONS(SOP16W)

| VDE                      | UL                                       | CQC  | TUV   |
|--------------------------|--|--|---|
| DIN VDE 0884-17: 2021-10 | UL 1577 component recognition program    | Certified according to GB4943.1-2022                           | Certified according to IEC 61010-1: 2010+A1 and IEC 62368-1: 2020+A11                       |
| Reinforced Insulation    | Single protection, 5000 V <sub>RMS</sub> | Reinforced insulation, Altitude $\leq$ 5000m, Tropical climate | 5000Vrms reinforced insulation, 800Vrms maximum working voltage                             |
| Pending                  | File number: E521801                     | Pending  | Ref.Certif.No: DE 2-038921-M1<br>Ref.Certif.No: JPTUV-146634-M1<br>Re Certif.No: R 50590519 |

## SAFETY LIMITING VALUES (SOP16W)

| Symbol         | Parameter                            | Condition   | Side                  | Value | Unit |
|----------------|--------------------------------------|---|-----------------------|-------|------|
| I <sub>s</sub> | Safety output current                | V <sub>DDA</sub> =V <sub>DDB</sub> =16V, R <sub>θJA</sub> =100°C/W, T <sub>J</sub> =150°C, T <sub>A</sub> =25°C | Driver A and Driver B | 73    | mA   |
| P <sub>s</sub> | Safety input, output, or total power | V <sub>DDA</sub> =V <sub>DDB</sub> =16V, R <sub>θJA</sub> =100°C/W, T <sub>J</sub> =150°C, T <sub>A</sub> =25°C | Input                 | 36    | mW   |
|                |                                      |   | Driver A              | 584   |      |
|                |                                      |   | Driver B              | 584   |      |
|                |                                      |   | Total                 | 1204  |      |
| T <sub>s</sub> | Maximum safety temperature           |   |                       | 150   | °C   |




Figure 7. Thermal Derating Curve for Limiting Current per VDE (Current in VDDA and VDDB), SOP16W




Figure 8. Thermal Derating Curve for Limiting Power per VDE, SOP16W

## SAFETY RELATED CERTIFICATIONS(SOP16)

| VDE                      | UL                                       | CQC   |
|--------------------------|--|---|
| DIN VDE 0884-17: 2021-10 | UL 1577 component recognition program    | Certified according to GB4943.1-2022                              |
| Basic Insulation         | Single protection, 3000 V <sub>RMS</sub> | Basic insulation, Altitude $\leq 5000\text{m}$ , Tropical climate |
| Pending                  | File number: E521801                     | Pending   |

## SAFETY LIMITING VALUES (SOP16)

| Symbol         | Parameter                            | Condition   | Side                  | Value | Unit |
|----------------|--------------------------------------|---|-----------------------|-------|------|
| I <sub>S</sub> | Safety output current                | V <sub>DDA</sub> =V <sub>DDB</sub> =16V, R <sub>θJA</sub> =150°C/W, T <sub>J</sub> =150°C, T <sub>A</sub> =25°C | Driver A and Driver B | 49.8  | mA   |
| P <sub>S</sub> | Safety input, output, or total power | V <sub>DDA</sub> =V <sub>DDB</sub> =16V, R <sub>θJA</sub> =150°C/W, T <sub>J</sub> =150°C, T <sub>A</sub> =25°C | Input                 | 36    | mW   |
|                |                                      |   | Driver A              | 399   |      |
|                |                                      |   | Driver B              | 399   |      |
|                |                                      |   | Total                 | 834   |      |
| T <sub>s</sub> | Maximum safety temperature           |   |                       | 150   | °C   |




Figure 9. Thermal Derating Curve for Limiting Current per VDE (Current in VDDA and VDDB), SOP16




Figure 10. Thermal Derating Curve for Limiting Power per VDE, SOP16

## ELECTRICAL CHARACTERISTICS (DC)

$V_{DDI} = 5 \text{ V}$ ,  $0.1\mu\text{F}$  capacitor from  $V_{DDI}$  to  $GND_I$ ,  $V_{DDA} = V_{DDB} = 15\text{V}$ ,  $1\mu\text{F}$  capacitor from  $V_{DDA}$  and  $V_{DDB}$  to  $GND_A$  and  $GND_B$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise specified.

| Symbol   | Parameter   | Condition   | Min  | Typ  | Max  | Unit |
|--|---|---|------|------|------|------|
| <b>Input Power Supply</b>                        |   |   |      |      |      |      |
| $V_{DDI}$  | Input Supply Voltage  |   | 3    |      | 18   | V    |
| $V_{UVLO\_VDDI\_R}$                              | $V_{DDI}$ UVLO Rising                                       |   | 2.5  | 2.7  | 2.9  | V    |
| $V_{UVLO\_VDDI\_F}$                              | $V_{DDI}$ UVLO Falling                                      |   | 2.3  | 2.5  | 2.7  | V    |
| $V_{UVLO\_HYS}$                                  | $V_{DDI}$ UVLO Hysteresis                                   |   |      | 0.2  |      | V    |
| $I_{VDDI}$                                       | Quiescent Current   | $V_{IA} = 0\text{V}$ , $V_{IB} = 0\text{V}$               | 1.4  | 2    | 2.6  | mA   |
|  | Operation Current   | $f_{sw} = 50\text{kHz}$ , (50% Duty Cycle), both channels | 1.9  | 2.5  | 3.1  | mA   |
| <b>Logic Interface</b>                           |   |   |      |      |      |      |
| $V_{IH}$   | High Level Input Threshold Voltage at VIA, VIB, DIS and PWM |   |      | 1.7  | 2.1  | V    |
| $V_{IL}$   | Low Level Input Threshold Voltage at VIA, VIB, DIS and PWM  |   | 0.8  | 1.1  |      | V    |
| $R_{PD}$   | Pull down Resistance on VIA,VIB,DIS and PWM                 |   | 100  | 170  | 280  | kΩ   |
| <b>Driver Power Supply</b>                       |   |   |      |      |      |      |
| $V_{UVLO\_VDDA\_R}$ ,<br>$V_{UVLO\_VDBB\_R}$     | VDDA, VDDB UVLO Rising                                      | 8.5V UVLO Version   | 8    | 8.5  | 9    | V    |
|  |   | 12.5V UVLO Version  | 11.5 | 12.5 | 13.5 | V    |
| $V_{UVLO\_VDDA\_F}$ ,<br>$V_{UVLO\_VDBB\_F}$     | VDDA, VDDB UVLO Falling                                     | 8.5V UVLO Version   | 7    | 7.5  | 8    | V    |
|  |   | 12.5V UVLO Version  | 10.5 | 11.5 | 12.5 | V    |
| $V_{UVLO\_VDDA\_HYS}$ ,<br>$V_{UVLO\_VDBB\_HYS}$ | VDDA, VDDB UVLO Hysteresis                                  | 8.5V UVLO Version   |      | 1    |      | V    |
|  |   | 12.5V UVLO Version  |      | 1    |      | V    |
| $I_{VDDA}$ ,<br>$I_{VDBB}$                       | VDDA/B Quiescent Current, per Channel                       | $V_{IA} = 0\text{V}$ , $V_{IB} = 0\text{V}$               | 0.8  | 1.5  | 2.6  | mA   |
| <b>OUTPUT</b>                                    |   |   |      |      |      |      |
| $I_{OH}$   | Peak Source Current   |   |      | 4    |      | A    |
| $I_{OL}$   | Peak Sink Current   |   |      | 7    |      | A    |
| $V_{OH}$   | High Level Output Voltage                                   | $I_O = -10\text{mA}$                                      |      | 12   | 22   | mV   |
| $V_{OL}$   | Low Level Output Voltage                                    | $I_O = 10\text{mA}$                                       |      | 6.2  | 11   | mV   |
| <b>Dead Time</b>                                 |   |   |      |      |      |      |
| $t_{DT}$   | Dead time   | $R_{DT} = 20\text{k}\Omega$                               | 160  | 200  | 240  | ns   |

## SWITCHING CHARACTERISTICS (AC)

$V_{DDI} = 5 \text{ V}$ ,  $0.1\mu\text{F}$  capacitor from  $V_{DDI}$  to  $GND_I$ ,  $V_{DDA} = V_{DDB} = 15\text{V}$ ,  $1\mu\text{F}$  capacitor from  $V_{DDA}$  and  $V_{DDB}$  to  $GND_A$  and  $GND_B$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise specified.

| Symbol                           | Parameter  | Condition  | Min | Typ | Max | Unit                    |
|----------------------------------|--|--|-----|-----|-----|-------------------------|
| <b>Switching Characteristics</b> |  |  |     |     |     |                         |
| $t_{PLH}$                        | Propagation Delay, Low to High                   | $C_{LOAD}=1\text{nF}$ , $f_{sw}=1\text{kHz}$ ,<br>(50% Duty Cycle) |     | 40  | 60  | ns                      |
| $t_{PHL}$                        | Propagation Delay, High to Low                   |  |     | 40  | 60  | ns                      |
| $t_r$                            | Turn on Rise Time                                |  |     | 6   | 15  | ns                      |
| $t_f$                            | Turn off Fall Time                               |  |     | 4   | 10  | ns                      |
| $t_{PWD}$                        | Pulse Width Distortion                           |  |     |     | 18  | ns                      |
| $t_{DM}$                         | Propagation Delay Matching between OUTA and OUTB |  |     |     | 18  | ns                      |
| $t_{UVLO\_REC\_VDDI}$            | VDDI UVLO Recovery Delay                         |  |     | 15  |     | $\mu\text{s}$           |
| $t_{UVLO\_REC\_VDDA(B)}$         | VDDA, VDDB UVLO Recovery Delay                   |  |     | 18  |     | $\mu\text{s}$           |
| $CMTI_H$                         | High Level Static Common Mode Transient Immunity | $V_{CM}=1000\text{V}$ , $T_A=25^\circ\text{C}$                     | 100 |     |     | $\text{kV}/\mu\text{s}$ |
| $CMTI_L$                         | Low Level Static Common Mode Transient Immunity  | $V_{CM}=1000\text{V}$ , $T_A=25^\circ\text{C}$                     | 100 |     |     | $\text{kV}/\mu\text{s}$ |

## PARAMETER MEASUREMENT INFORMATION

### Propagation Delay and Pulse Width Distortion

Figure 11 shows the timing diagram of the propagation delay  $t_{PLH}$  and  $t_{PHL}$ , pulse distortion  $t_{PWD}$  and delay matching  $t_{DM}$  from the input  $V_{IA}$  and  $V_{IB}$ .




Figure 11. Propagation Delay and Pulse Width Distortion

### Rise and Fall Time Testing

Figure 12 shows the criteria for measuring rise time ( $t_r$ ) and fall time ( $t_f$ ).




Figure 12. Turn On Rise Time and Turn Off Fall Time

### CMTI Testing

Figure 13 is the simplified diagram of the CMTI testing. Common mode voltage is set to 1000V.




Figure 13. CMTI Test Circuit

## FEATURE DESCRIPTION

SiLM825x-AQ is a flexible dual channel isolated gate driver that can drive IGBTs and MOSFETs. It has 4.0A peak output current capability with maxim output driver supply voltage of 40V. SiLM825x-AQ has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor programmable dead time control, an DIS pin, and under voltage lock out (UVLO) for both input and output voltages.

### Under Voltage Lockout

The SiLM825x-AQ has under voltage lock out (UVLO) protection feature on each driver power supply voltage between the VDDA (VDBB) and GNDA (GNDB) pins. When the VDD<sub>x</sub> voltage is lower than  $V_{UVLO\_VDDX\_R}$ , during device start up or lower than  $V_{UVLO\_VDDX\_F}$ , after start up, the VDDA (VDBB) UVLO feature holds the driver output low, regardless of the status of the input pins. A hysteresis on the UVLO feature prevents glitch when there is noise from the power supply.

The SiLM825x-AQ also monitors the input power supply and there is an internal under voltage lock out protection feature on the VDDI. The driver outputs (VOA and VOB) are hold low when the voltage on the VDDI is lower than  $V_{UVLO\_VDDI\_R}$  during start up or lower than  $V_{UVLO\_VDDI\_F}$  after start up. There is a hysteresis on the VDDI UVLO feature to prevent glitch due to the noise on the VDDI power supply.

### Disable Input Function

When the DIS is pulled high, the VOA and VOB are pulled low regardless of the states of VIA and VIB. When the DIS pin is pulled low, the VOA and VOB are allowed for normal operation and controlled by the VIA and VIB.

The DIS input has no effect if VDDI is below its UVLO threshold and VOA, VOB remain low. There is an internal pull down resistor on the DIS pin.

### Control Input and Output Logic

The VIA and VIB input control the corresponding output channel, VOA and VOB. A logic high signal on VIA (VIB) causes the output of VOA (VOB) to go high. And a logic low on VIA (VIB) causes the output of VOA (VOB) to go low.

For PWM input versions (SiLM8254-AQ), when the PWM input is high, the VOA is high and VOB is low. And when the PWM input is low, the VOA is low and VOB is high.

The Table 4 and Table 5 show the relationship between VIA,VIB, PWM, DIS, UVLO and Output of VOA and VOB.

Table 4. Relationship between Input and Output with VIA, VIB input (SiLM8253/5-AQ)

| VIA | VIB | DIS | VDDI<br>UVLO | VDDA<br>UVLO | VDBB<br>UVLO | VOA | VOB | Note             |
|-----|-----|-----|--------------|--------------|--------------|-----|-----|------------------|
| H   | L   | L   | No           | No           | No           | H   | L   |                  |
| L   | H   | L   | No           | No           | No           | L   | H   |                  |
| L   | L   | L   | No           | No           | No           | L   | L   |                  |
| H   | H   | L   | No           | No           | No           | H   | H   | SiLM8255-AQ      |
|     |     |     |              |              |              | L   | L   | SiLM8253-AQ      |
| X   | X   | H   | No           | No           | No           | L   | L   | Device disabled  |
| X   | X   | X   | Yes          | No           | No           | L   | L   | VDDI UVLO active |
| H   | X   | L   | No           | No           | Yes          | H   | L   | VDBB UVLO active |
| L   | X   | L   | No           | No           | Yes          | L   | L   |                  |
| X   | H   | L   | No           | Yes          | No           | L   | H   | VDDA UVLO active |
| X   | L   | L   | No           | Yes          | No           | L   | L   |                  |

Table 5. Relationship between Input and Output with PWM input (SiLM8254-AQ)

| PWM | DIS | VDDI UVLO | VDDA UVLO | VDBB UVLO | VOA | VOB | Note             |
|-----|-----|-----------|-----------|-----------|-----|-----|------------------|
| H   | L   | No        | No        | No        | H   | L   |                  |
| L   | L   | No        | No        | No        | L   | H   |                  |
| X   | H   | No        | No        | No        | L   | L   | Device disabled  |
| X   | X   | Yes       | No        | No        | L   | L   | VDDI UVLO active |
| H   | L   | No        | No        | Yes       | H   | L   | VDBB UVLO active |
| L   | L   | No        | No        | Yes       | L   | L   |                  |
| H   | L   | No        | Yes       | No        | L   | L   | VDDA UVLO active |
| L   | L   | No        | Yes       | No        | L   | H   |                  |

**Dead-time Program**

For the high side/low side configuration driver, there is a dead-time between VOA and VOB. The dead-time delay ( $t_{DT}$ ) is programmed by a resistor ( $R_{DT}$ ) connected from the DT input to ground and it can be calculated with below equation.

$$t_{DT}[\text{ns}] \approx 10 \times R_{DT}[\text{k}\Omega]$$

Here,  $t_{DT}$  is the dead-time delay,  $R_{DT}$  is the resistance value between DT and ground.

The DT pin can be connected to VDDI or left floating to provide a nominal dead time at approximately 400 ps.

A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity.

The Figure 14 shows the input and output logic with dead-time in different condition.




Figure 14. Input and output logic with dead-time

Condition A: VIA goes high and VIB goes low. VOB goes low immediately and VOA goes high after the programmed dead-time.

Condition B: VIA goes low and VIB goes high. VOA goes low immediately and VOB goes high after the programmed dead-time.

Condition C: VIB goes low and VIA still low. VOB goes low immediately. Since the VIA input dead-time is longer than the programmed dead-time, the VOA goes high immediately when the VIA input goes high.

Condition D: VIA goes low and VIB still low. VOA goes low immediately. Since the VIB input dead-time is longer than the programmed dead-time, the VOB goes high immediately when the VIB input goes high.

Condition E: VIA goes high while VIB and VOB are still high, the overlap time is shorter than the programmed dead-time. To avoid overshoot, VOB goes low immediately when the VIA goes high. The VOA goes high after the programmed dead-time.

Condition F: VIB goes high while VIA and VOA are still high, the overlap time is shorter than the programmed dead-time. To avoid overshoot, VOA goes low immediately when the VIB goes high. The VOB goes high after the programmed dead-time.

Condition G: VIA goes high while VIB and VOB are still high, the overlap time is longer than the programmed dead-time. To avoid overshoot, VOB goes low immediately when the VIA goes high. Since the overlap time is longer than the programmed dead-time, the VOA goes high immediately when the VIB goes low.

Condition H: VIB goes high while VIA and VOA are still high, the overlap time is longer than the programmed dead-time. To avoid overshoot, VOA goes low immediately when the VIB goes high. Since the overlap time is longer than the programmed dead-time, the VOB goes high when the VIA goes low.

## APPLICATION INFORMATION

The circuit in Figure 15 shows the typical application circuit for SiLM825x-AQ to drive a typical half bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half bridge, full bridge, LLC etc. topologies and 3-phase motor drive applications.






Figure 15. Typical Application Schematic

## PACKAGE CASE OUTLINES



| Dimension | MIN       | MAX       |
|-----------|-----------|-----------|
| A         | -         | 2.65      |
| A1        | 0.1       | 0.3       |
| A2        | 2.05      | -         |
| b         | 0.31      | 0.51      |
| b1        | 0.27      | 0.48      |
| c         | 0.1       | 0.33      |
| c1        | 0.1       | 0.3       |
| E         | 10.3BASIC |           |
| E1        | 7.5BASIC  |           |
| e         | 1.27BASIC |           |
| L         | 0.4       | 1.27      |
| L1        |           | 1.4REF    |
| L2        |           | 0.25BASIC |
| θ         | 0         | 8         |
| D         |           | 10.3      |

Figure 16. SOP16W Package Outline Dimensions





Figure 17. SOP16 Package Outline Dimensions

## REFLOW PROFILE GUIDANCE



| Preheat/Soak  |  |
|---|--|
| Temperature Min (T <sub>smin</sub> )  | 150 °C   |
| Temperature Max (T <sub>smax</sub> )  | 200 °C   |
| Time (t <sub>s</sub> ) from (T <sub>smin</sub> to T <sub>smax</sub> )                             | 60-120 seconds   |
| Ramp-up rate (T <sub>L</sub> to T <sub>p</sub> )  | 3 °C/second max.   |
| Liquidous temperature (T <sub>L</sub> )   | 217 °C   |
| Time (t <sub>L</sub> ) maintained above T <sub>L</sub>  | 60-150 seconds   |
| Peak package body temperature (T <sub>p</sub> )   | T <sub>C</sub> : 260 °C (for user: The peak temperature must not exceed 260 °C.) |
| Time (t <sub>p</sub> )* within 5 °C of the specified classification temperature (T <sub>c</sub> ) | 30 seconds (for user: The time above 255 °C must not exceed 30 seconds.)         |
| Ramp-down rate (T <sub>p</sub> to T <sub>L</sub> )  | 6 °C/second max.   |
| Time 25 °C to peak temperature  | 8 minutes max.   |

## REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

| Page or Item                         | Subjects (major changes since previous revision) |
|--------------------------------------|--|
| <b>Rev 1.0 datasheet: 2024-12-12</b> |  |
| Whole document                       | Initial datasheet release                        |
| <b>Rev 1.1 datasheet: 2025-03-20</b> |  |
| Page 13                              | Add TUV certification                            |